

ALL VIAS ARE TENTED EXCEPT THERMAL VIAS
THIS IS NOT AN IMPEDENCE CONTROLLED BOARD

DESIGN INFORMATION	
MIN. TRACK WIDTH:	<u>8</u> MIL
MIN. CLEARANCE:	<u>6</u> MIL
MIN. VIA PAD SIZE:	<u>12</u> MIL
MINIMUM ANNULAR RING 0.076mm (3MIL) EXTERNAL	
PER IPC-D-275 CLASS 2 LEVEL C	
REGISTRATION TOLERANCES: METAL +/- <u>5</u> MIL, HOLES +/- <u>3</u> MIL	
HOLE SIZE TOLERANCE (UNLESS OTHERWISE SPECIFIED): +/- <u>3</u> MIL	

MATERIAL:	
<input type="checkbox"/> FR-408	<input checked="" type="checkbox"/> FR-4 High Tg <input type="checkbox"/> OTHER _____
THICKNESS:	<input checked="" type="checkbox"/> 63 MIL (1.6mm) +/-10% <input type="checkbox"/> OTHER _____
TOLERANCE:	<input checked="" type="checkbox"/> ANSI IPC-6012 TYPE 3 CLASS 2 <input type="checkbox"/> OTHER +/- _____
BOW & TWIST:	<input checked="" type="checkbox"/> ANSI IPC-6012 TYPE 3 CLASS 2 <input type="checkbox"/> OTHER +/- _____

DRILLING:	
REFERENCE:	<input checked="" type="checkbox"/> AS SHOWN <input checked="" type="checkbox"/> NC_DRILL FILES
PTH COPPER THICKNESS:	<input checked="" type="checkbox"/> 20-30 um <input type="checkbox"/> OTHER _____

BOARD FINISH:	
SILKSCREEN:	<input checked="" type="checkbox"/> TOP <input checked="" type="checkbox"/> BOTTOM
SILKSCREEN COLOR:	<input checked="" type="checkbox"/> WHITE <input type="checkbox"/> OTHER _____
SOLDER RESIST COLOR:	<input checked="" type="checkbox"/> GREEN <input type="checkbox"/> OTHER _____ <input checked="" type="checkbox"/> MATTE <input type="checkbox"/> SEMI-GLOSS

SURFACE FINISH:	<input checked="" type="checkbox"/> IMMERSION GOLD (ENIG) <input type="checkbox"/> ENEPIG <input type="checkbox"/> IMM. TIN/SILVER OR EQUIV <input type="checkbox"/> OTHER _____
-----------------	---

ARRAY/PANEL:	<input type="checkbox"/> CUT AND TRIM PER M1 BOARD OUTLINE <input type="checkbox"/> N.C. ROUTE <input checked="" type="checkbox"/> V. SCORE
--------------	--

CERTIFICATION:	MATERIALS AND WORKMANSHIP FOR ALL PCBs TO MEET OR EXCEED THE REQUIREMENTS OF: <input checked="" type="checkbox"/> ANSI IPC-A-600F CLASS -> <input type="checkbox"/> 1 <input checked="" type="checkbox"/> 2 <input type="checkbox"/> 3 <input checked="" type="checkbox"/> RoHS <input type="checkbox"/> OTHER PER ORDER
----------------	--

ALL BOARDS MUST MEET OR EXCEED UL94-V0 REQUIREMENTS.
PCB MUST BEAR THE UL94V-0 UL REGISTERED MATERIAL ID NUMBER

ADDITIONAL REQUIREMENTS:	
MICROSECTION:	<input type="checkbox"/> YES
BARE BOARD ELEC. TEST:	<input type="checkbox"/> NONE <input checked="" type="checkbox"/> REQUIRED <input type="checkbox"/> PER ORDER
<input type="checkbox"/> XX MIL VIAS REQUIRE NON-CONDUCTIVE FILL AND PLANARIZE	
<input type="checkbox"/> XX MIL VIAS REQUIRE CONDUCTIVE FILL AND PLANARIZE	
<input type="checkbox"/> OUTER XX MIL TRACES REQUIRE 50 OHM SINGLE-ENDED IMPEDANCE	
<input type="checkbox"/> LAYER 2 & 3 (INNER LAYERS) XX MIL WIDE, XX MIL SPACE	
TRACES REQUIRE 100 OHM DIFFERENTIAL IMPEDANCE	



PROJECT TITLE:	TIDA-00420_ADC_BIM
DESIGNED FOR:	PUBLIC RELEASE
FILE NAME:	TIDA-00420_ADC_BIM-E2.PcbDoc

ENGINEER:	LAYOUT BY:
SREENIVASA KALLIKUPPA	Avinash N
SCALE: 1.12	ALTUM DESIGNER VERSION:
	18.1.9.240


Layer	Name	Material	Thickness	Constant	Board Layer Stack
1	Top Overlay				
2	Top Solder	Solder Resist	0.40mil	3.5	
3	Top Layer	Copper	1.40mil		
4	Dielectric 1	FR-4 High Tg	20.00mil	4.2	
5	GND	Copper	1.40mil		
6	Dielectric2	FR-4 High Tg	17.00mil	4.8	
7	PwR	Copper	1.40mil		
8	Dielectric 3	FR-4 High Tg	20.00mil	4.2	
9	Bottom Layer	Copper	1.40mil		
10	Bottom Solder	Solder Resist	0.40mil	3.5	
11	Bottom Overlay				

Drill table:

Symbol	Quantity	Finished Hole Size	Plated	Hole Type	Drill Layer Pair
▽	32	7.87mil (0.200mm)	PTH	Round	Top Layer - Bottom Layer
■	404	12.00mil (0.305mm)	PTH	Round	Top Layer - Bottom Layer
✕	6	31.50mil (0.800mm)	PTH	Round	Top Layer - Bottom Layer
✕	4	39.37mil (1.000mm)	PTH	Round	Top Layer - Bottom Layer
○	72	40.00mil (1.016mm)	PTH	Round	Top Layer - Bottom Layer
☆	16	49.21mil (1.250mm)	PTH	Round	Top Layer - Bottom Layer
●	4	125.98mil (3.200mm)	PTH	Round	Top Layer - Bottom Layer
⊕	4	60.00mil (1.524mm)	NPTH	Slot	Top Layer - Bottom Layer
	542 Total				

Slot definitions : Routed Path Length = Calculated from tool start centre position to tool end centre position.
Hole Length = Routed Path Length + Tool Size = Slot length as defined in the PCB layout

Drill tolarence:
For 7.87 mil vias+0/-7.87mil
For 16 mil vias+0/-16mil
For PTH +/-3mil
For NPTH +/-2mil



ALL ARTWORK VIEWED FROM TOP SIDE	BOARD #:TIDA-00420_ADC_BIM	REV: E2	SUN REV: Not In VersionControl
LAYER NAME = Drill Drawing	TID #: 00420		
PLOT NAME = Fabrication Drawing	GENERATED : 3/5/2021 1:52:11 PM		TEXAS INSTRUMENTS

Texas Instruments (TI) and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. TI and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. TI and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.